Optical networks continue to evolve with greater performance and flexibility based on a foundation of CMOS chip designs as the latest designs are heading to market in 2019. The next-generation of coherent chip designs will segment into two different paths, one targeting high performance and flexibility, and the other targeting low power and area. New semiconductor design techniques, both to advance performance in spectral efficiency and circuit optimization for power efficiency, pave the way for these upcoming new generations of coherent DSP chips. The path forward for future generations of coherent chip designs with respect to CMOS process technology must be carefully considered.
High-performance Coherent in CMOS: Foundational Technology for WDM Optical Networking
Related
View more insightsBlog
Modernize with confidence: Ciena's 6500 Platform paves the way for next-gen telecom networks
Paulina Gomez explains how operators can easily introduce Ciena's 6500 over all existing network types and gain dramatic improvements in cost, power and space efficiencies leveraging industry leading technology innovations.
Read moreData Sheets
1.6T WaveLogic 6 Extreme MOTR Module
Go farther, faster, and more efficiently with the WaveLogic™ 6 Extreme (WL6e) MOTR.
Read moreBlog
Coherent comes to the data center: Meet Ciena’s 1.6 Tb/s Coherent-Lite pluggable
Ciena's Helen Xenos explains the drivers and use cases of Ciena's 1.6T Coherent-Lite pluggable transceiver, the latest optical innovation from Ciena, powered by advanced 3nm CMOS.
Read more