Optical networks continue to evolve with greater performance and flexibility based on a foundation of CMOS chip designs as the latest designs are heading to market in 2019. The next-generation of coherent chip designs will segment into two different paths, one targeting high performance and flexibility, and the other targeting low power and area. New semiconductor design techniques, both to advance performance in spectral efficiency and circuit optimization for power efficiency, pave the way for these upcoming new generations of coherent DSP chips. The path forward for future generations of coherent chip designs with respect to CMOS process technology must be carefully considered.
High-performance Coherent in CMOS: Foundational Technology for WDM Optical Networking
Related
View more insightsInfobriefs
WaveLogic™ 5 Nano 100G–400G Standard and Enhanced QSFP-DD Transceivers
Ciena’s WaveLogic 5 Nano (WL5n) 100G–400G Standard and Enhanced QSFP-DD transceivers incorporate Ciena’s advanced coherent optical technology to deliver the power, space, and modularity benefits of pluggables with a design and form factor
Read moreInfobriefs
WaveLogic 5 Nano 100G–400G Standard, Extended Temp, and Enhanced QSFP-DD Transceivers
WaveLogic™ 5 Nano (WL5n) 100G–400G Standard, Extended Temp, and Enhanced QSFP-DD Transceivers incorporate Ciena’s advanced coherent optical technology to deliver the power, space, and modularity benefits of pluggables with a design and form
Read moreWhite Papers
State of the Market: AI is Driving New Thinking in the Optical Industry | Ciena
The rapid adoption of AI/ML presents the optical communications sector with both challenges and opportunities.
Read more