Optical networks continue to evolve with greater performance and flexibility based on a foundation of CMOS chip designs as the latest designs are heading to market in 2019. The next-generation of coherent chip designs will segment into two different paths, one targeting high performance and flexibility, and the other targeting low power and area. New semiconductor design techniques, both to advance performance in spectral efficiency and circuit optimization for power efficiency, pave the way for these upcoming new generations of coherent DSP chips. The path forward for future generations of coherent chip designs with respect to CMOS process technology must be carefully considered.
White Paper
High-performance Coherent in CMOS: Foundational Technology for WDM Optical Networking
Related
View more insights3803 ONU Data Sheet
Ciena’s 3803 Multi-Port and ATA XGS-PON Optical Network Unit (ONU) is purpose-built for residential, multiple-dwelling units (MDU), small offices/home offices (SOHO), and small to medium-sized businesses/enterprises (SMB/SME).
Read moreBlog
From natural disasters to cyber threats: The challenge of protecting critical infrastructure in Australia and New Zealand
Ivan Polizzi, Ciena’s Regional Managing Director of Australia, New Zealand, and the Pacific details the challenges Australasian service providers are facing with protecting critical infrastructure, and how Ciena’s innovative technology can help.
Read moreInfographics and posters
Not all 400G pluggables are created equal
Not all 400G pluggables are created equal. Achieve industry-leading pluggable performance with trusted WaveLogic™ technology.
Read more