Optical networks continue to evolve with greater performance and flexibility based on a foundation of CMOS chip designs as the latest designs are heading to market in 2019. The next-generation of coherent chip designs will segment into two different paths, one targeting high performance and flexibility, and the other targeting low power and area. New semiconductor design techniques, both to advance performance in spectral efficiency and circuit optimization for power efficiency, pave the way for these upcoming new generations of coherent DSP chips. The path forward for future generations of coherent chip designs with respect to CMOS process technology must be carefully considered.
High-performance Coherent in CMOS: Foundational Technology for WDM Optical Networking
Related
View more insightsWhite Papers
Heavy Reading: Coherent Pluggable Optics Service Provider Survey 2025
Explore how global operators use 400G and 800G coherent pluggables for DCI, metro, and long haul in this independent 2025 Heavy Reading survey.
DownloadWhite Papers
Zero-trust optical transport: A tiered architecture for metro network resilience
Unlock uninterrupted metro performance with Microsoft and Ciena. Discover a zero-trust approach to resilient optical transport.
DownloadVideos
Ciena Customer Insights Featuring MOX Networks
Allen Meeks, President and CEO of MOX Networks, shares the inspiring journey of MOX with Kevin Sheehan, Ciena’s CTO of the Americas.
Watch


